

SAC 2

What is claimed is:

- SAC 2*
1. An instruction processing device, comprising:
5 a storage circuit storing address mode information of a fetched instruction with an instruction address of the fetched instruction;
10 a branch instruction control circuit controlling a branch instruction using the address mode information if the fetched instruction is the branch instruction; and
15 a transfer circuit transferring the address mode information stored in the storage circuit to the branch instruction control circuit when the branch instruction is executed.
- 15
2. The instruction processing device according to claim 1, wherein said branch instruction control circuit stores address mode information of a branch destination of the branch instruction with an
20 ~~instruction address of the branch destination.~~
- SAC B1*
- 25 3. The instruction processing device according to claim 2, wherein said branch instruction control circuit generates the address mode information of the branch destination based on the address mode

information of the branch instruction.

4. The instruction processing device according to
claim 2, wherein said branch instruction control
circuit judges whether address mode information and
an instruction address of a branch destination
predicted by a branch prediction are correct using the
address mode information and instruction address of
the branch destination.
- 10
5. The instruction processing device according to
claim 2, wherein said branch instruction control
circuit outputs a signal indicating the address mode
information and instruction address of the branch
destination when issuing a branch destination
instruction fetch request.
- 15
6. The instruction processing device according to
claim 1, wherein said branch instruction control
circuit outputs a signal indicating whether the branch
instruction is accompanied by an address mode change
when control of the branch instruction is terminated.
- 20
7. The instruction processing device according to
claim 1, further comprising
- 25

5 a branch history circuit relating address mode information and an instruction address of a branch instruction to address mode information and an instruction address of a branch destination, storing related address mode information and instruction addresses of the branch instruction and branch destination, and making a branch prediction for the fetched branch instruction.

10 8. The instruction processing device according to claim 1, further comprising

15 a branch destination address generation circuit generating an instruction address of a branch destination of the branch instruction using the address mode information,

wherein said transfer circuit transfers the address mode information stored in the storage circuit to the branch destination address generation circuit when the branch instruction is executed.

20 9. An instruction processing device, comprising:

a storage circuit storing mode information of a fetched instruction with an instruction address of the fetched instruction;

25 a branch instruction control circuit controlling

SAC 30

a branch instruction using the mode information if the fetched instruction is the branch instruction; and
5 a transfer circuit transferring the mode information stored in the storage circuit to the branch instruction control circuit when the branch instruction is executed.

See B1

10. An instruction processing device, comprising:
10 a fetch circuit fetching an instruction;
a storage circuit storing mode information of each fetched instruction as a part of an instruction address of the fetched instruction; and
15 a control circuit controlling an instruction process of each instruction based on the stored mode information.

See A4

20. An instruction processing device provided with a plurality of instruction fetch ports and performing an instruction fetch by way of an out-of-order system,
20 comprising:
a storage circuit storing mode information obtained when an instruction fetch request is issued, with an instruction address for each port; and
a fetch circuit performing an instruction fetch based on mode information corresponding to a port to

be used.

12. An instruction processing method, comprising:

5 handling mode information of an information processing apparatus, which is to be determined when fetching each instruction, as a part of an instruction address;

fetching an instruction;

10 storing mode information of the fetched instruction in each cycle of an instruction process for the fetched instruction; and

controlling the instruction process for the fetched instruction based on the stored mode information.

15

13. An instruction processing device, comprising:

storage means for storing address mode information of a fetched instruction with an instruction address of the fetched instruction;

20

branch instruction control means for controlling a branch instruction using the address mode information if the fetched instruction is the branch instruction; and

25

transfer means for transferring the address mode information stored in the storage means to the branch

instruction control means when the branch instruction is executed.

14. An instruction processing device, comprising:
5 storage means for storing mode information of a fetched instruction with an instruction address of the fetched instruction;
branch instruction control means for controlling a branch instruction using the mode information if the
10 fetched instruction is the branch instruction; and
transfer means for transferring the mode information stored in the storage means to the branch instruction control means when the branch instruction
is executed.

- 15 *Sub B1*
15. An instruction processing device, comprising:
fetch means for fetching an instruction;
storage means for storing mode information of each fetched instruction as a part of an instruction
20 address of the fetched instruction; and
control means for controlling an instruction process of each instruction based on the stored mode information.

- Sheet 05*
16. An instruction processing device provided with a

~~plurality of instruction fetch ports and performing
an instruction fetch by way of an out-of-order system,
comprising:~~

storage means for storing mode information
5 obtained when an instruction fetch request is issued,
with an instruction address for each port; and

fetch means for performing an instruction fetch
based on mode information corresponding to a port to
be used.

*Add
A5*